Cart (Loading....) | Create Account
Close category search window
 

FPGA implementation of hierarchical memory architecture for network processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Zhen Liu ; Dept. of Comput. Sci., Tsinghua Univ., Beijing, China ; Kai Zheng ; Bin Liu

One of the key design issues for network processors (NPs) is hiding long latency of random off-chip memory accesses. We present a novel memory subsystem especially for access and edge routers to implement feature-rich network applications with wire-speed processing guarantees. Because of the hierarchical organizations specially designed for network circumstances, access latency of DRAM is totally hidden and the number of off-chip memory accesses can also be reduced. We implement this architecture based on a simplified OpenRISC processor core in an Altera Stratix EP1S20B672 FPGA. Time analysis shows that this memory subsystem achieves an operating frequency of over 200MHz, with approximately 2% LEs and 1% memory resources.

Published in:

Field-Programmable Technology, 2004. Proceedings. 2004 IEEE International Conference on

Date of Conference:

6-8 Dec. 2004

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.