Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). We apologize for the inconvenience.
By Topic

Properties and performance bounds for timed marked graphs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Campos, J. ; Zaragoza Univ., Spain ; Chiola, G. ; Colom, J.M. ; Silva, M.

A class of synchronized queueing networks with deterministic routing is identified to be equivalent to a subclass of timed Petri nets called marked graphs. Some structural and behavioral properties of marked graphs are used to show interesting properties of this class of performance models. In particular, ergodicity is derived from the boundedness and liveness of the underlying Petri net representation. In the case of unbounded (i.e., nonstrongly connected) marked graphs, ergodicity is computed as a function of the average transition firing delays. For steady-state performance, linear programming problems defined on the incidence matrix of the underlying Petri nets are used to compute tight (i.e., attainable) bounds for the throughput of transitions for marked graphs with deterministic or stochastic time associated with transitions. These bounds depend on the initial marking and the mean values of the delays but not on the probability distortion functions. The benefits of interleaving qualitative and quantitative analysis of marked graph models are shown

Published in:

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on  (Volume:39 ,  Issue: 5 )