By Topic

Using quantum model of computation for reliability evaluation of defect tolerant nano-architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bhaduri, D. ; Bradley Dept. of Electr. & Comput. Eng., Virginia Polytech. Inst. & State Univ., Blacksburg, VA, USA ; Shukla, S.K.

Quantum computation model has been anticipated as a compact way of representing exponential amount of information in polynomial succinctness, and carrying out multiple computation simultaneously. This is affected by manipulating superposed information through reversible/unitary transformations. In this paper, we use this succinctness of such a model of computation to encode (i) multiple possible input patterns into one superposed input, (ii) encode circuit computation as unitary evolution operations, and (iii) read multiple outputs by unentangling the superposed output. This allows us to compute the probability values of various possible states at the output for various possible input probability distributions. Thus, the reliability of the circuit being modeled can be computed, in terms of the entropy at the entangled output. At the outset this might seem quite convoluted, but we argue in this paper that this model of computation provides an effective and compact way of reliability evaluation, based on our previous work on analyzing reliability of defect-tolerant architectures by exploiting various other models of computation.

Published in:

Nanotechnology, 2004. 4th IEEE Conference on

Date of Conference:

16-19 Aug. 2004