By Topic

Alternative approach to ASIC design methodology based on reconfigurable logic devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Dunlop, J. ; Dept. of Electron. & Electr. Eng., Strathclyde Univ., UK ; Girma, D. ; Lysaght, P.

There is a well established need for including ASIC design methodologies and considerations in undergraduate and postexperience courses in electronic engineering. This paper describes a semicustom design environment at the University of Strathclyde, based on FPGA technology and some experiences gained over the past five years (1987 to 1992). The unique feature of FPGA devices is that their configuration is determined by the contents of an on-chip static memory. This means that devices may be reconfigured an unlimited number of times which makes their use very economical ad particularly attractive for educational purposes. Further, reconfigurable devices allow design exercises to be taken from the concept stage to `working silicon' in timescales which are much shorter than other ASIC alternatives

Published in:

Circuits, Devices and Systems, IEE Proceedings G  (Volume:139 ,  Issue: 2 )