By Topic

Design for high-speed RS-codec based on Galois-field arithmetics

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sungsoo Choi ; Power Telecommun. Network Res. Group, Korea Electrotechnol. Res. Inst., South Korea ; Kiseon Kim ; Kwan-Ho Kim

This work presents the design of a high speed (255, 239) Reed-Solomon (RS) coder and decoder (CODEC) for high-speed application systems, adopting the proposed high-speed GF(2m) arithmetic elements, such as a standard-basis GF(2m) multiplier mid inversion circuit. These GF(2m) arithmetic elements are designed in semi-systolic and parallel processing architecture to improve performance in the sense of speed, complexity, and latency. When using 0.25 μm CMOS technology, we implement the designed (255,239) RS CODEC, operated at clock speed of 580 MHz for worst-case environment, and at throughput rate of 4.64 Gbits/s with 181.717 gates in 654 latency, with a supply voltage of 2.5 V.

Published in:

Communications, 2004 and the 5th International Symposium on Multi-Dimensional Mobile Communications Proceedings. The 2004 Joint Conference of the 10th Asia-Pacific Conference on  (Volume:1 )

Date of Conference:

29 Aug.-1 Sept. 2004