By Topic

Fabrication and characteristics of novel load PMOS SSTFT (Stacked Single-crystal Thin Film Transistor) for 3-Dimensional SRAM memory cell

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

16 Author(s)
Kang, Y.H. ; R&D Centre, Samsung Electron. Co. Ltd., Kyungki, South Korea ; Jung, S. ; Jang, J.H. ; Moon, J.H.
more authors

The PMOS SSTFT (stacked single-crystal thin film transistor) is developed for achieving the smallest SRAM cell size, such as 45F2, and low power mobile applications with the single crystallization technology of the Si thin films on the insulators. The electrical properties of the SSTFT load pMOS are comparable to those of bulk Si Tr. or SOI Tr. For example, Ion/Ioff ratio is nearly 107 and sub-threshold swing is 150 mV/dec. The SNM(Static Noise Margin) value is 650 mV at Vdd=2.0 V and the SSTFT load pMOS lifetime under the HElP stress is over 10 years at 3.0 V operation voltage. The novel S3 (stacked single-crystal Si) SRAM cell used the SSTFT pMOS as the load pMOS which is successfully fabricated.

Published in:

SOI Conference, 2004. Proceedings. 2004 IEEE International

Date of Conference:

4-7 Oct. 2004