By Topic

Thermal resistance characterization of implanted subcollector InP-based HBTs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Fields, C.H. ; HRL Labs. LLC, Malibu, CA, USA ; Chen, M.Y. ; Royter, Y. ; Sokolich, M.

We present the results of measurements of thermal resistivity of the heterojunction bipolar transistor (HBT) devices, utilizing selective ion implantation to define the subcollector. This new device fabrication technique resulted in high-speed HBT devices with substantially reduced thermal resistivity, compared to devices utilizing the conventional fabrication approach which includes mesa isolation for pattern definition. The measurements were taken on full-thickness 3" InP wafers at Tamb from 30°C to 180°C and two separate emitter current densities. We present data on three device epitaxial structures with identical device layouts and discuss the relationship of Vbe to temperature at these elevated power and temperature levels.

Published in:

Device and Materials Reliability, IEEE Transactions on  (Volume:4 ,  Issue: 4 )