By Topic

Application-driven optimization of VLIW architectures: a hardware-software approach

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ferrante, A. ; Dept. of Inf. Technol., Milan Univ., Italy ; Piscopo, G. ; Scaldaferri, S.

A large number of embedded multimedia applications are characterized by high instruction-level parallelism (ILP) especially in the most critical internal loop bodies. Very large instruction word (VLIW) architectures and application specific instruction set processors (ASIP) are best suited to exploit such parallelism. Fast design space exploration and optimization of VLIW architectures to a specific application target is increasingly becoming the crucial factor to achieve higher efficiency designs in a relatively small amount of time. In this paper, we propose an example of VLIW architecture application-driven optimization using the VEX ("VLIW Example") system. A typical image processing application, the imaging pipeline, has been chosen as an example.

Published in:

Real Time and Embedded Technology and Applications Symposium, 2005. RTAS 2005. 11th IEEE

Date of Conference:

7-10 March 2005