By Topic

High-performance inductors integrated on porous silicon

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Kyuchul Chong ; Dept. of Mater. Sci. & Eng., Univ. of California, Los Angeles, CA, USA ; Xie, Ya-Hong ; Kyung-Wan Yu ; Daquan Huang
more authors

To study the substrate effect on inductor performance, several types of spiral inductors were fabricated on porous silicon (PS), p- and p+ silicon substrate. π-network analysis results show that the use of PS effectively reduces the shunt conductance and capacitance. The analysis further shows that the use of PS significantly reduces the eddy current portion of series resistance of inductor, leading to slower increase of the apparent series resistance with increasing frequency. Higher Q-factor and resonant frequency (fr) result from the reduced shunt conductance, shunt capacitance, and frequency dependence of series resistance. Inductors fabricated on PS regions are subjected to a much less stringent set of constraints than those on bulk Si substrate, allowing for much higher inductance to be achieved without severe sacrifice in Q-factor and fr. Similarly, much higher Q-factor can be obtained for reasonable inductance and fr.

Published in:

Electron Device Letters, IEEE  (Volume:26 ,  Issue: 2 )