By Topic

The library of building blocks for an "integrate & fire" neural network on a chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hajtas, D. ; Dept. of Microelectronics, Slovak Univ. of Technol., Bratislava, Slovakia ; Durackova, D.

This paper is dealing with the design of a library of basic building cells for an "integrate & fire" or "spiking" neural network hardware implementation. Each cell of this library consists of transistor level schematic, mathematics model for fast system level simulations, abstracted layout for automatic layout generation and fully checked layout of the cell. The main cells: neuron and a synapse were designed according to their biological counterparts conceptually as close as possible to better mimic the real neural networks. The switched capacitor design technique was involved in the main cells to save the design area. Using this library a test chip was designed and produced and at the end of this paper few measurements are described and shown.

Published in:

Neural Networks, 2004. Proceedings. 2004 IEEE International Joint Conference on  (Volume:4 )

Date of Conference:

25-29 July 2004