By Topic

Architectural requirements for threshold logic gates based on resonant tunneling devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

Threshold logic gates (TLGs) based on resonant tunneling diodes (RTDs) allow the implementation of simple McCulloch-Pitts (MCP) neuron models. Whilst they have been demonstrated implementing a wide range of binary logic circuits the gates are also theoretically capable of implementing artificial neural networks. The conventional operation of RTD based logic circuits with many cascaded stages has inherent disadvantages associated with the requirement of an evaluation period at each stage and the resultant use of multiple clocks. The authors propose that highly parallel structures similar to those found in artificial neural networks are better suited to RTD based TLGs and offer the way forward for future large scale designs.

Published in:

Neural Networks, 2004. Proceedings. 2004 IEEE International Joint Conference on  (Volume:3 )

Date of Conference:

25-29 July 2004