By Topic

Low loss matching (LLM) design technique for power amplifiers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Bahl, I.J. ; M/A-COM, Inc., Romioke, VA, USA

This paper describes a design methodology used for the development of multistage broadband power amplifiers. The method uses the measured small-signal S-parameters and loadpull data in association with low loss matching (LLM) design technique. The Q-point of the amplifier was selected for class-AB operation of the device in order to obtain the maximum power-added efficiency (PAE) and bandwidth. In the design optimization using loadline techniques, four sets of S-parameter data, corresponding to device low gain, high gain, low current, and high current, were used. These data files represent the possible fabrication changes and allow realization of a design more tolerant to process variations.

Published in:

Microwave Magazine, IEEE  (Volume:5 ,  Issue: 4 )