By Topic

Packet switch architecture with multiple output queueing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Danilewicz, G. ; Inst. of Electron. & Telecommun., Poznan Univ. of Technol., Poland ; Glabowski, M. ; Kabacinski, W. ; Kleban, J.

In this paper, a new packet switch architecture with multiple output queuing (MOQ) is proposed. In this architecture, the nonblocking switch fabric, which has a capacity of N×N2, and output buffers arranged into N separate queues for each output, are applied. Both switch fabric and buffers can operate at the same speed as input and output ports. This solution does not need any speedup in the switch fabric as well as arbitration logic for taking decisions which packets from inputs are to be transferred to outputs. The mean cell delay and cell loss probability, as performance measures for the proposed switch architecture, are evaluated and compared with the performance of the OQ architecture and VOQ architecture. The hardware complexity of the proposed switch is very similar to the VOQ switch but its performance is comparable to the OQ switch.

Published in:

Global Telecommunications Conference, 2004. GLOBECOM '04. IEEE  (Volume:2 )

Date of Conference:

29 Nov.-3 Dec. 2004