Packet switch architecture with multiple output queueing | IEEE Conference Publication | IEEE Xplore