By Topic

Extending IEEE 1588 to fault tolerant clock synchronization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Gaderer, G. ; Inst. of Comput. Technol., Vienna Univ. of Technol., Austria ; Holler, R. ; Sauter, T. ; Muhr, H.

Clock synchronization over packet-oriented networks is an enabling technology for many distributed applications especially in automation. To this end it is of great interest to obtain a worst-case bound on the deviation between the clocks of any two nodes, known as clock precision. This article describes the steps involved in order to achieve a higher precision over Ethernet-based LANs without degrading fault tolerance and determinism aspects. We explain how the statistical time synchronization in IEEE 1588 could be extended by a deterministic algorithm to support those features in an orthogonal fashion.

Published in:

Factory Communication Systems, 2004. Proceedings. 2004 IEEE International Workshop on

Date of Conference:

22-24 Sept. 2004