By Topic

The efficient multiple scan chain architecture reducing power dissipation and test time

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Il-Soo Lee ; Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA ; Yong Min Hur ; Ambler, Tony

The efficient use of unspecified bit in input test cube and its response test cube (henceforth, test set) reduces power dissipation and test time in the multiple scan chain architecture. First, unspecified bits in test set are clustered by reordering scan latches, and then the multiple scan chain architecture is modified by inserting multiplexers (MUXes) in each scan chain in order to implement the reordering for reduction of power and test time. Results with ISCAS'89 benchmark circuits show a good improvement in both power dissipation and test time.

Published in:

Test Symposium, 2004. 13th Asian

Date of Conference:

15-17 Nov. 2004