By Topic

Automatic extraction of circuit models from layout artwork for a BiCMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hook, T.B. ; IBM, Essex Junction, VT, USA

An approach to modeling BiCMOS circuitry in which a simulation card desk is produced directly from the circuit layout artwork is described. The cards contain sufficient information about the device dimensions and net interconnections to form a complete circuit model. The approach allows extensive integration of the devices into an optimal layout and includes the interaction of a PFET and an NPN built in the same well. The active device menu includes NFETs, PFETs, NPNs, and resistors. Parasitic capacitances associated with the source and drain diffusions are calculated and a resistor mesh in the subcollector is created. The individual steps leading to the formation of the circuit model are described, and examples of bipolars and BiCMOS circuits are shown

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:11 ,  Issue: 6 )