By Topic

Reliability properties of low-voltage ferroelectric capacitors and memory arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

16 Author(s)
Rodriguez, J.A. ; Texas Instrum. Inc., Dallas, TX, USA ; Remack, K. ; Boku, K. ; Udayakumar, K.R.
more authors

We report on the reliability properties of ferroelectric capacitors and memory arrays embedded in a 130-nm CMOS logic process with 5LM Cu/FSG. Low voltage (<1.5 V) operation is enabled by the 70-nm thick MOCVD PZT ferroelectric films. Data loss resulting from high temperature bakes is primarily caused by the imprint effect, which shows ∼1.5 eV time-to-fail activation energy. Excellent bit endurance properties are observed on fully packaged memory arrays, with no degradation up to 1013 write/read polarization switching cycles. Retention measured after 1012 switching cycles demonstrates no degradation relative to arrays with minimal cycling.

Published in:

Device and Materials Reliability, IEEE Transactions on  (Volume:4 ,  Issue: 3 )