By Topic

Wide-band, low consumption, high frequency divider based on a quadrature LC oscillator architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ghidini, C. ; Newlogic Technol. AG, Austria ; Gerna, D. ; Verdu, J.

A novel implementation of a high frequency divider using a synchronized quadrature LC oscillator is discussed in this paper. This presented approach solves the problem of I/Q signal generation with the aid of frequency division. Through simulation it was shown that this solution exhibits two different locking ranges each possessing a bandwidth of 20% of the given input frequency. When using a 6-bit variable capacitor the divider is capable of working within a 5 GHz frequency range, therefore making it suitable for ultra wideband systems. The proposed divider exhibits low power consumption, low sensitivity to input phase error, amplitude swing and DC level.

Published in:

Personal, Indoor and Mobile Radio Communications, 2004. PIMRC 2004. 15th IEEE International Symposium on  (Volume:4 )

Date of Conference:

5-8 Sept. 2004