By Topic

Logic optimization on a concurrent processing computer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
F. Theeuwen ; Dept. of Electr. Eng., Eindhoven Univ., Netherlands

Optimization of combinational logic plays an important role in the automatic synthesis of integrated circuits, often called silicon compilation. The optimization program rewrites a given set of boolean expressions in such a way that, after mapping the expressions onto a set of library cells, an optimal result is obtained. This optimality can be in terms of area (number of transistors), speed, power consumption or a tradeoff between them. Particular controllers are suitable to be optimized with such a program. A number of packages are developed and described in literature. One of the problems with these packages is the long computer runtime needed for large real world problems. This paper describes the implementation of a logic optimization package on a supermini computer. (The Alliant FX-8) which is able to execute a job concurrently on a number of CPU's. For the authors' application it was necessary to rearrange the program flow in such a way that large parts of the computational work can be done concurrently by different CPU's

Published in:

Design Automation Conference, 1990., EDAC. Proceedings of the European

Date of Conference:

12-15 Mar 1990