By Topic

Ultrashort SONOS memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Moon Kyung Kim ; Sch. of Electr. & Comput. Eng., Cornell Univ., Ithaca, NY, USA ; S. D. Chae ; H. S. Chae ; J. H. Kim
more authors

We report the operational characteristics of ultrashort SONOS memories down to ∼30-nm effective gate length. Good sub-threshold swing, good drain-induced barrier lowering (∼120 mV/decade), and ∼2.4 V of memory window down to the smallest dimensions demonstrate the improvements that result from a thin tunneling oxide and a large trapping center density. The use of distributed defects and thin tunneling oxide is reflected in a memory window that is stable up to at least 105 cycles for the smallest devices. The smallest structures tested employ ∼75 electrons for memory storage, which allows for device to device reproducibility. The capture and emission processes asymmetries point to the differences in the energy parameters of the two processes. The smallest structures, however, do show loss of retention time compared to the larger structures, for the same oxide-nitride-oxide stack thickness, and this is believed to arise from higher leakage due to higher defects distribution in the gate insulators from process-induced damage. All tested devices, down to ∼30-nm effective gate length, show very good endurance characteristics.

Published in:

IEEE Transactions on Nanotechnology  (Volume:3 ,  Issue: 4 )