By Topic

Integrated services digital network controller architecture based on parallel reconfigurable processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Melnyk, A. ; Dept. of Comput. Eng., Lviv Polytech. Nat. Univ., Ukraine ; Salo, A.

In This work a new SH architecture of ISDN controller is proposed. The architecture of the proposed controller is based on a parallel reconfigurable processor. A main advantages of a proposed solution are highlighted. Data link and network level protocols are implemented in software for general purpose processors. Physical and data link levels implemented as standards. Physical level utilizes typical ICs. Other data link functions are based on parallel reconfigurable processor.

Published in:

Modern Problems of Radio Engineering, Telecommunications and Computer Science, 2004. Proceedings of the International Conference

Date of Conference:

28-28 Feb. 2004