Referenced Items are not available for this document.
An efficient method for fully integrated RF CMOS LNA design is presented. A particular input matching topology enables inductor values to be selected in order to be integrated fully and to minimise the input losses. Moreover, an active device sizing method is used to achieve a 50 Ω input impedance with a low noise factor. Simulations show a 3.0 dB noise figure at 2.45 GHz for a power consumption of 10 mW in a 0.28 μm RF CMOS process.
Published in:
Electronics Letters
(Volume:40
,
Issue:
24
)
Date of Publication: 25 Nov. 2004
- Page(s):
- 1513 - 1514
- ISSN :
- 0013-5194
- INSPEC Accession Number:
- 8257591
- Digital Object Identifier :
- 10.1049/el:20046396
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 06 December 2004
- Issue Date :
- 25 Nov. 2004
- Sponsored by :
- Institution of Engineering and Technology
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
