By Topic

A digital-optical system-on-package module architecture for high performance multiprocessors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Gee-Kung Chang ; NSF Founded Microsyst. Packaging Res. Center, Georgia Inst. of Technol., Atlanta, GA, USA ; Guidotti, D. ; Zhaoran Huang ; Fuhan Liu
more authors

This paper reports on the progress toward implementing optical-digital building blocks necessary to accomplish a system-on-package module architecture for high-performance multiprocessors. In this architecture, the memory access delay (MAD) bottleneck is minimized by using a 3-D distributed shared memory field in which high speed optical interconnects deliver data to and from each processor in a cluster to each memory controller/MX-DMX in the field, each memory controller being connected to a small cluster of main memory via a short, high aggregate speed copper bus that essentially matches the intrinsic MAD of the DRAM chip.

Published in:

Lasers and Electro-Optics Society, 2004. LEOS 2004. The 17th Annual Meeting of the IEEE  (Volume:2 )

Date of Conference:

7-11 Nov. 2004