By Topic

40-Gb/s amplifier and ESD protection circuit in 0.18-μm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Galal, S. ; Electr. Eng. Dept., Univ. of California, Los Angeles, CA, USA ; Razavi, B.

A triple-resonance LC network increases the bandwidth of cascaded differential pairs by a factor of 2√3, yielding a 40-Gb/s CMOS amplifier with a gain of 15 dB and a power dissipation of 190 mW from a 2.2-V supply. An ESD protection circuit employs negative capacitance along with T-coils and pn junctions to operate at 40 Gb/s while tolerating 700-800 V.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:39 ,  Issue: 12 )