By Topic

Global interconnect optimization with simultaneous macrocell placement and repeater insertion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yuantao Peng ; Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA ; Xun Liu

This paper investigates the problem of global interconnect optimization for intellectual property (IP) based system-on-chip designs. In contrast to previous research, which conducts repeater insertion for global interconnects after the system placement, our approach performs these two steps simultaneously by integrating an interconnect macromodel into the placement procedure. Our macro-model is able to estimate the power dissipation of global interconnects with optimal repeater insertion using the wire length, timing budget, repeater location deviation, and signal activity. Consequently, accurate power dissipation of global interconnects can be used to guide the placement procedure, resulting in high-quality designs. Experimental results have shown that our approach reduces the number of timing-violation paths by more than 80% and achieves up to 11.1% power reduction in comparison with placement schemes based on area or wirelength minimization.

Published in:

SOC Conference, 2004. Proceedings. IEEE International

Date of Conference:

12-15 Sept. 2004