By Topic

Rapid energy estimation of computations on FPGA based soft processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jingzhao Ou ; Dept. of Electr. Eng., Southern California Univ., Los Angeles, CA, USA ; V. K. Prasanna

FPGA based soft processors are an attractive option for implementing embedded applications. As energy efficiency has become a key performance metric, techniques that can quickly and accurately obtain the energy performance of these soft processors are needed. While low-level simulation based on traditional FPGA design flow is too time consuming for obtaining such energy performance, we propose a methodology based on instruction level energy profiling. We first analyze the energy dissipation of various instructions. An energy estimator is built using this information. To illustrate the effectiveness of our approach, the energy performance of several FFT and matrix multiplication software programs running on a state-of-the-art soft processor is evaluated using the estimator. Compared with the results obtained through low-level simulation, an average estimation error of 5.9% is observed in our experiments.

Published in:

SOC Conference, 2004. Proceedings. IEEE International

Date of Conference:

12-15 Sept. 2004