By Topic

A high-performance parallel mode EBCOT encoder architecture design for JPEG2000

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yun Long ; Dept. of Electron. Eng. & Comput. Sci., UC, Irvine, CA, USA ; Chunhui Zhang ; Kurdahi, F.

This paper proposes a new architecture for embedded block coding with optimized truncation (EBCOT) encoder in JPEG2000. As part of a JPEG2000 encoder embedded system under development, it is a parallel mode coder utilizing both code-block and bit-plane parallelisms. In low bit-rate lossy coding, the proposed architecture is roughly two times faster than the fastest existing EBCOT encoder in literature at similar hardware cost and also shows its advantages on memory efficiency, bandwidth requirement and scalability.

Published in:

SOC Conference, 2004. Proceedings. IEEE International

Date of Conference:

12-15 Sept. 2004