By Topic

A novel phase detector for PAM-4 clock recovery in high speed serial links

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kahn Li Lim ; Microelectron. & Comput. Syst. Lab., McGill Univ., Montreal, Que., Canada ; Zilic, Z.

This paper presents a new method for multilevel clock recovery for high speed serial links. This all-digital implementation requires little overhead and no special encoding of data streams is required. A high speed 2-bit ADC is designed and presented for clock recovery purpose.

Published in:

SOC Conference, 2004. Proceedings. IEEE International

Date of Conference:

12-15 Sept. 2004