Cart (Loading....) | Create Account
Close category search window
 

Power-efficient implementation of turbo decoder in SDR system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)

Turbo coding is widely used in wireless communication. Efficient implementation of turbo codes has significant impact on the power efficiency of mobile systems. Especially, as the need for software defined radio (SDR) system is growing, the appropriate selection of DSP processors becomes an important design issue. In this work, we show that using a processor that operates using the logarithmic number system is more power efficient for executing the turbo codes than traditional fixed point and floating point processors. Further, we modify the Logarithmic Number System (LNS) processor to support less accurate addition to reduce power consumed by max*, an important operation performed during turbo decoding. Our simulation shows that this optimization reduces the power consumption of turbo coding by 27.6% with negligible impact on the signal to noise ratio.

Published in:

SOC Conference, 2004. Proceedings. IEEE International

Date of Conference:

12-15 Sept. 2004

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.