Cart (Loading....) | Create Account
Close category search window
 

Adaptive response surface modeling-based method for analog circuit sizing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Donghoon Han ; Georgia Inst. of Technol., Atlanta, GA, USA ; Chatterjee, A.

In this paper we propose a simulation-based analog circuit sizing method which is capable of significantly reducing the computational cost via adaptive response surface modeling. The proposed algorithm is based on the selective evaluation of a response surface model coupled with numerical circuit simulation and the adaptive update of the model for accuracy. An effective sampling scheme for modeling using two related criteria that are crucial for speedup and convergence towards an optimal solution is presented. One provides sufficient samples for model accuracy and convergence, whereas the other prevents oversampling of the design space after the model is saturated. Multivariate adaptive regression splines (MARS) are used to construct a model of the selected cost function. Results for several test functions and two test cases are discussed.

Published in:

SOC Conference, 2004. Proceedings. IEEE International

Date of Conference:

12-15 Sept. 2004

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.