By Topic

High speed onboard digital signal processing and LSI implementation (satellite communications)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. Morikura ; NTT Network Syst. Dev. Center, Tokyo, Japan ; K. Enomoto ; S. Kato

The authors propose the optimum configuration of onboard high speed signal processing employing extremely high speed serial-to-parallel (S/P) converters and high speed unique word detectors followed by low speed digital signal processing circuits for the receive side onboard TDMA equipment. Experimental results show that the GaAs P/S and S/P conversion LSIs operate up to a frequency of 1 GHz range, and the CMOS/SOS unique word detector LSI operates up to a frequency of 200 MHz in a 2-parallel processing mode. As a result, it is clarified that the proposed configuration is optimum for onboard high speed signal processing under present LSI technologies.<>

Published in:

Communications, 1988. ICC '88. Digital Technology - Spanning the Universe. Conference Record., IEEE International Conference on

Date of Conference:

12-15 June 1988