By Topic

A 4 GHz dual modulus divider-by 32/33 prescaler in 0.35 μm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
de Miranda, F.P.H. ; Escola Politecnica, Sao Paulo Univ., Brazil ; Navarro, S.J., Jr. ; Van Noije, W.A.M.

The design of a dual modulus prescaler 32/33 in a 0.35 μm CMOS technology is presented. The prescaler is a circuit employed in high frequency synthesizer designs. In the proposed circuit the technique called extended true single phase clock (E-TSPC), an extension of the true single phase clock (TSPC) technique, was applied. Additionally some new structures to double the data output rate are also employed. Simulations, based on the prescaler layout, were carried out and the results indicate that the circuit can reach up to 4 GHz with 4.38 mW of power consumption and power supply of 3.3 V.

Published in:

Integrated Circuits and Systems Design, 2004. SBCCI 2004. 17th Symposium on

Date of Conference:

7-11 Sept. 2004