By Topic

A variable period clock synthesis (VPCS) architecture for next-generation power-aware SoC applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
F. -R. Boyer ; DGI, Ecole Polytech. de Montreal, Que., Canada ; H. G. Epassa ; B. Pontikakis ; Y. Savaria
more authors

This paper, presents a variable period clock synthesis (VPCS) architecture that has the ability to multiply or divide a reference clock frequency on the fly, depending on the application requirements. The VPCS architecture has the advantage of switching from a current clock frequency to a target one within only one clock cycle, thus improving frequency switching delays compared to previous designs. The VPCS design also has the ability to generate any period with any resolution, an important feature that saves power in devices with multiple frequency requirements. A prototype of the VPCS architecture was developed in VHDL and synthesized in CMOS 0.18 μm technology. The design generated clocks with frequencies up to 333.33 MHz. A design aiming at a maximum frequency of 250 MHz has a low power clock generation of 0.16 mW when running at 16.67 MHz, using 16 phases of a 15.625 MHz reference clock. This design is suitable for high speed, energy-efficient portable applications with variable speed needs.

Published in:

Circuits and Systems, 2004. NEWCAS 2004. The 2nd Annual IEEE Northeast Workshop on

Date of Conference:

20-23 June 2004