By Topic

Automatic synthesis from high level ASM to VHDL: a case study

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ogoubi, E. ; Montreal Univ., Que., Canada ; David, J.P.

Reconfigurable systems now offer tens of millions equivalent gates, allowing highly parallel processing impossible to reach with general purpose processors. Nevertheless, designing a circuit is intrinsically more complicated than a software approach because space and time concepts must be considered together. Current HDLs, which use a low level description, are only accessible to highly qualified hardware designers and require much more time than a pure software solution. This paper demonstrates how the use of higher level HDL allows people with a software background to design complex architectures in a simple and an efficient way. Five sort algorithms have been designed and tested in a few days using our intermediate level HDL. Results show that the design time, circuit space and global performances are at least one order of magnitude better than a processor approach for a NoC and could easily go to three orders of magnitude.

Published in:

Circuits and Systems, 2004. NEWCAS 2004. The 2nd Annual IEEE Northeast Workshop on

Date of Conference:

20-23 June 2004