By Topic

Characterization of Vt instability in hafnium based dielectrics by pulse gate voltage techniques [CMOS device applications]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Ribes, G. ; Central R&D Labs, STMicroelectronics, Crolles, France ; Muller, M. ; Bruyere, S. ; Roy, D.
more authors

The transient threshold voltage instabilities occurring in CMOS devices in high-k oxide are considered as one of the major reliability issues opposing their successful integration. In this paper, we present an improved pulsed gate voltage technique for the characterization and the physical analysis of these phenomena. Based on the experimental observations of the trapping and detrapping kinetics, we determine the underlying physical mechanism and develop a new approach enabling the extraction of the energy distribution of the traps, aiming at the physical interpretation of their origin.

Published in:

Solid-State Device Research conference, 2004. ESSDERC 2004. Proceeding of the 34th European

Date of Conference:

21-23 Sept. 2004