Cart (Loading....) | Create Account
Close category search window
 

A solder bumping interconnect technology for high-power devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hase, K. ; Siemens AG, Munich, Germany ; Lefranc, G. ; Zellner, M. ; Licht, T.

Modern power semiconductor chips (power MOSFETs and IGBTs) have high current-handling capacities , which are increasingly difficult to realize as modules with conventional bonds. A power ball grid array (PBGA) structure is consequently examined as an alternative. Compared with bonding, it offers advantages such as higher process efficiency, a reduced RDSon, lower parasitic inductance, better thermal dissipation and thus lower heating of the leads thanks to a larger contact cross-section (De-Shin Liu, and Chin-Yu Ni, 2002). In addition, reliability improvement is expected as against bond contacts in which fatigue is mainly caused by the strongly divergent CTE values of the Si chip (2.6×10-6K-1) and the aluminum bond wire (23.5×10-6K-1). In the PBGA structure presented here, a significantly smaller difference was found between the CTE values of the Si chip and the DCB substrate (7×10-6K-1). To realize a high current-carrying capability, a large number of bumps are connected in parallel for contacting the front of the power semiconductor. The bumps are produced by solder paste printing directly on the copper of the DCB substrate, and the effect of various pattern layouts and solder paste alloys (Pb92.5Sn5Ag2.5 and Pb95Sn5) was examined. A wafer process was developed for producing a solderable front metallization in which the back of the chip is protected by a film. Electrical and thermal characterizations as well as first reliability tests are reported.

Published in:

Power Electronics Specialists Conference, 2004. PESC 04. 2004 IEEE 35th Annual  (Volume:6 )

Date of Conference:

20-25 June 2004

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.