Skip to Main Content
In this paper, we describe the fully automated custom layout implementations of two architectures for signed multiplication. Performance comparisons between the two, namely in terms of their power consumption and area estimation are provided for 8 and 16-bit operands. The first architecture consists of a signed array multiplier that uses a radix-4 hybrid encoding to reduce the partial product lines and switching activity in the data buses. This new arithmetic operand encoding was recently proposed in (Costa et al., 2004), however only results at the logic level were presented. The second architecture implemented was the widely used modified Booth multiplier (Khater et al., 1996). The layout of both multipliers was generated by an automatic layout synthesis tool called TROPIC (MOraes, 1999). We compare the layout implementations in terms of area and power, as well as provide comparisons to first-order area estimates done in the logic design phase. The results show that the new hybrid array multiplier can be significantly more efficient, with close to 30% power savings.