By Topic

Monotonic behavior refinement for synthesis of two-input-gate asynchronous circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Starodoubtsev, N.A. ; Tokyo Univ. of Social Welfare, Gunma, Japan ; Bystrov, S.A.

This paper studies two-input gate behaviors which are tolerant to any kind of gate delay variations. It is claimed that any circuit's behavior can be transformed, refined to a composition of such steady gate's behaviors. Such a refinement provides circuits built of two-input NAND, NOR gates and inverters which are free of hazards under arbitrary finite gate delays if each input signal transition is acknowledged by some output one in the behaviors to be realized. Experimental results show essential advantage of suggested approach over the methods used by modern tool for synthesis of speed-independent circuits.

Published in:

Circuits and Systems, 2004. MWSCAS '04. The 2004 47th Midwest Symposium on  (Volume:1 )

Date of Conference:

25-28 July 2004