By Topic

Common architecture for discrete wavelet transform analysis and synthesis with sequential and constant processing elements

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Cox, P.H. ; Departamento de Engenharia Eletrica, Univ. do Estado de Sao Paolo, Brazil ; de Carvalho, A.A.

This paper addresses the problem on processing biological data such as cardiac beats, audio and ultrasonic range, calculating wavelet coefficients in real time, with processor clock running at frequency of present ASIC's and FPGA. The parallel filter architecture for DWT has been improved, calculating wavelength coefficients in real time with hardware reduced to 60%. The new architecture, which also processes IDWT, is implemented with the Radix-2 or the Booth-Wallace constant multipliers. Including series memory register banks, one integrated circuit signal analyzer, ultrasonic range, is presented.

Published in:

Instrumentation and Measurement Technology Conference, 2004. IMTC 04. Proceedings of the 21st IEEE  (Volume:1 )

Date of Conference:

18-20 May 2004