Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Design and implementation of a routing switch for on-chip interconnection networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hsin-Chou Chi ; Dept. of Comput. Sci. & Inf. Eng., Nat. Dong Hwa Univ., Hualien, Taiwan ; Jia-Hung Chen

One of the major challenges of system-on-chip (SoC) designs is the communication architecture between heterogeneous components possessing different characteristics. Most of the communication architectures for current SoC designs are based on buses. However, the bus architecture has its inherent limitations. A packet-switched network which delivers messages between communicating components has been proposed as the solution for next-generation SoC Such on-chip interconnection networks provide a chip-level communication infrastructure. In this paper, we present the design and implementation of a routing switch which is the key component for on-chip interconnection networks with mesh or torus topologies. In our design, separate buffers and lookahead routing are employed to effectively solve the blocking problems of packets in buffers. Our simulations show that the on-chip interconnection network with such routing switches outperforms that with conventional switches. We have implemented our switch in 0.25μm technology with cell-based design. An initial version of the implementation of the switch can be run at approximately 100MHz.

Published in:

Advanced System Integrated Circuits 2004. Proceedings of 2004 IEEE Asia-Pacific Conference on

Date of Conference:

4-5 Aug. 2004