Cart (Loading....) | Create Account
Close category search window

Battery life challenges on future mobile notebook platforms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

Summary form only given. With the introduction of Intel® Centrino™ Mobile Technology in 2003, Intel redefined mobile computing to deliver the outstanding mobile performance, integrated wireless capability, while enabling extended battery life and thin and light designs that end users demand. In developing Intel Centrino Mobile Technology, Intel took an aggressive goal of enabling at least 3.5 hours (210 minutes) of battery life given typical usage of "thin and light" class notebooks with 6-cell lithium ion batteries. Compared with Intel® Pentium® 4 processor-M-based systems, this would be at least an hour more battery life. This goal was exceeded by the majority of the Intel Centrino mobile technology-based notebooks introduced at the launch in March 2003, with these notebooks delivering some of the longest battery run times available on mobile PCs. However, the industry is facing new challenges. Current battery technologies are topping out in capacity, while demands for new mobile PC capabilities and higher performance are driving higher average power consumption. This talk will address the opportunity to innovate on lower power silicon and platform designs as well as higher density and renewable power sources to enable 8-hour or greater battery life for "all-day" computing. Techniques used today to deliver lower average power at the silicon as well as platform levels will be discussed, (e.g., voltage and frequency scaling techniques are use in today's silicon to provide performance-on-demand while consuming lowest average power when the processor is idle, lower power display technologies such as LTPS reduce power by at least 30% over conventional displays) as well as alternative battery chemistries that may deliver higher capacity and renewable/quick rechargeable sources will also be discussed.

Published in:

Low Power Electronics and Design, 2004. ISLPED '04. Proceedings of the 2004 International Symposium on

Date of Conference:

9-11 Aug. 2004

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.