IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Conference Publications > Computer Design: VLSI in Comp ...

Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors

Full Text Sign-In or Purchase

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Username

Password

Purchase PDF
Other Formats

Formats	Non-Member	Member
PDF	$31	$13

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

Already Purchased? View Article
Subscription Options Learn More

Published in:
Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE International Conference on

Date of Conference: 11-13 Oct. 2004

ISSN :: 1063-6404
Print ISBN:: 0-7695-2231-9
INSPEC Accession Number:: 8434820

Digital Object Identifier :: 10.1109/ICCD.2004.1347877
Product Type:: Conference Publications

INSPEC: CONTROLLED INDEXING

VLSI

cache storage

circuit optimisation

computer architecture

formal verification

high-speed integrated circuits

integrated circuit design

integrated circuit testing

logic design

logic testing

low-power electronics

microprocessor chips

network routing

INSPEC: NON CONTROLLED INDEXING

VLSI

cache memory design

computer design

energy efficient circuit design

energy-efficient processor microarchitecture

floorplanning

formal verification

high speed circuit design

high-performance on-chip communication

instruction-level parallelism

layout-driven circuit optimization

low-power architecture

network routing

networks on chips

physically-aware design tools

power estimation

power minimization

scan design

scan testing

signal integrity

test generation

timing optimization

Referenced Items are not available for this document.

No versions found for this document.

Standards Dictionary Terms are available to subscribers only.

| Create Account

IEEE Account

Purchase Details

Profile Information

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options