By Topic

Noise effects on performance of low power design schemes in deep submicron regime [CMOS digital ICs]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Abbas, M. ; Dept. of Electron. Eng., Univ. of Tokyo, Japan ; Ikeda, M. ; Asada, K.

The noise immunity of modern CMOS digital design has become an important metric, as well as its power consumption. In this paper, we evaluate the noise immunity of static CMOS low power design schemes in terms of logic and delay error. To fulfill the aims of the paper, first a model representing the different sources of noise in deep submicron is presented. Then the model is applied to the most well known low power design schemes to find the most robust one with regard to noise. Our results show the advantages of the dual threshold voltage scheme over other schemes from the noise immunity point of view. Moreover, it indicates that noise should be carefully taken into account when designing low power circuits; otherwise circuit performance could be unexpected. The study is carried out on three circuits; each is designed in five different schemes. The analysis is done using HSPICE, assuming 0.18 μm CMOS technology.

Published in:

Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings. 19th IEEE International Symposium on

Date of Conference:

10-13 Oct. 2004