Enhanced 3-valued logic/fault simulation for full scan circuits using implicit logic values | IEEE Conference Publication | IEEE Xplore