Skip to Main Content
This paper presents the design of a second-order single-bit analog-to-digital continuous-time delta-sigma modulator (CT-ΔΣM) that can be used in wireless CDMA receivers. The CT-ΔΣM samples at 2 GHz, consumes 18 mW at 1.8 V and has a 79-dB signal-to-noise ratio (SNR) over a 1.23-MHz bandwidth. The CT-ΔΣM was fabricated in a 0.18-μm 1-poly 6-metal, CMOS technology and has an active area of approximately 0.892 mm2. The ΔΣM's critical performance specifications are derived from the CDMA receiver specifications.