By Topic

A 130nm 1.1V 143MHz SRAM-like embedded DRAM COMPILER with Dual Asymmetric bit line Sensing Scheme and quiet unselected IO scheme

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Noh, K.J. ; Syst. LSI Div., Samsung Electron. Co. Ltd., Yongin, South Korea ; Choi, Y.J. ; Joo, J.D. ; Kim, M.J.
more authors

A SRAM-like embedded DRAM compiler with 0.13um technology was designed using two novel circuit schemes. Firstly, Dual Asymmetric bit line Sensing Scheme is proposed to implement VDD bit line pre-charge scheme without any reference cells and half charge generator. Therefore, we overcame the risk of failure caused by defects in reference cells and simplified embodying VDD bit line pre-charge scheme, enjoying privileges of VDD bit line pre-charge scheme such as fast sensing speed (tRC:7ns, tAC:6.7ns in this work) and stable sensing operation at low voltage and low temperature. Secondly, we propose circuit idea for quiet unselected IO lines. Unselected IO lines are not developed by bit line data during READ/WRITE operation. This scheme has advantage in the architecture with wide IO and various IO multiplexing options like a memory compiler.

Published in:

VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on

Date of Conference:

17-19 June 2004