By Topic

A CMOS 64MSps 20mA 0.85mm2 baseband I/Q modulator performing 13 bits over 2MHz bandwidth

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pinna, C. ; Cellular Terminal Div., STMicroelectronics - Telecom Group, Milano, Italy ; Mecchia, A. ; Nicollini, G.

A CMOS 64MSps 2-1-1 cascaded ΣΔ I/Q modulator optimized for WCDMA applications achieves more than 13 bits over 2MHz bandwidth. A new way for sizing cascaded ΣΔ architectures based on comparator equivalent gain, and an improved dynamic element matching method resulted into an area and power efficient modulator design. The total consumption of two modulators plus built-in voltage and current reference generators is about 20mA at 2.7V. Total active area is 0.85mm2 in a 0.35 μm CMOS technology.

Published in:

VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on

Date of Conference:

17-19 June 2004