By Topic

8PSK demodulation for new generation DVB-S2

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Huang zhijie ; Dept. of Inf. & Electron. Eng., Zhejiang Univ., Hangzhou, China ; Yi zhiqiang ; Zhang Ming ; Wang Kuang

Through the research of an 8PSK demodulation algorithm including carrier phase recovery and clock timing recovery, an all-digital 8PSK demodulator adaptive to next generation digital satellite television standard DVB-S2 is proposed. The carrier recovery algorithm consists of a frequency detector (FD) loop and a modified phase-frequency detector (PFD) loop. Its tracking range exceeds one time symbol-rate. The Gardner TED algorithm is used in clock timing recovery loop. All algorithms are prone to hardware implementation. By means of analysis and computer fixed point simulation, the optimal parameter of each loop has been determined. The symbol error performance under AWGN is also presented. The result of simulations indicates that the demodulator performance of SER (symbol error rate) is close to theoretical value and the architecture is realizable.

Published in:

Communications, Circuits and Systems, 2004. ICCCAS 2004. 2004 International Conference on  (Volume:2 )

Date of Conference:

27-29 June 2004