By Topic

Improved 3-D hierarchical interconnect capacitance extraction for the analog integrated circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Wenjian Yu ; Dept. Comput. Sci. & Technol., Tsinghua Univ., Beijing, China ; Li Li ; Zeyi Wang ; Xianlong Hong

The hierarchical block boundary element method (HBBEM), which can extract the whole interconnect capacitance matrix with one computation, is of very high efficiency. In analog integrated circuit layout, the feature size varies largely in different layers. According to this, we present an improved HBBEM in this paper, including a new hierarchical partition method of 3D blocks, the nonuniform partition of boundary elements and improved algorithm organization. Numerical results show that the new algorithm is several times faster than the original HBBEM and suitable for the capacitance extraction of real analog integrated circuits, with high accuracy as well.

Published in:

Communications, Circuits and Systems, 2004. ICCCAS 2004. 2004 International Conference on  (Volume:2 )

Date of Conference:

27-29 June 2004