By Topic

Power-aware 65 nm node CMOS technology using variable VDD and back-bias control with reliability consideration for back-bias mode

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

16 Author(s)
Togo, M. ; Syst. Devices Res. Labs., NEC Corp., Kanagawa, Japan ; Fukai, T. ; Nakahara, Y. ; Koyama, S.
more authors

We have developed a power-aware CMOS technology featuring variable VDD and back-bias control. Three typical operation modes are defined: high-speed mode (VDD = 1.2V, VB = 0V), nominal mode (VDD = 0.9V, VB = -0.5V) and power-save mode (VDD = 0.6V, VB = -2.0V). Compared with nominal mode, one and a half order of magnitude reduction of standby leakage current is achieved with power-save mode, while 75% higher drivability is achieved with high-speed mode. Device reliability for back-bias condition was also investigated. With higher back-bias, NBT (Negative Bias Temperature) degradation for pFET is enhanced especially in the case of thinner gate oxide. From activation energy, we believe the dominant mechanism is SHH (Substrate Hot-Hole) injection. Reduced VDD at standby mode drastically alleviates this degradation caused by NBT stress and SHH injection. With appropriate VDD and VB combination, power-aware 65nm CMOS with sufficient reliability can be achieved.

Published in:

VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on

Date of Conference:

15-17 June 2004